Title
Video
Syllabus
L4A
Truth Table-based Logic Design
L4B
Minterm & Maxterm Expansions - Basic
L4C
Minterm & Maxterm Expansions Advanced
L4D
Incompletely Specified Functions
L4E
Binary Adders
L4F
Binary Subtracters
L4G
Speeding Up Integer Additions - Carry Lookahead Adder
L4H
Speeding Up Integer Additions - Carry Select Adder
.png)
資工系王俊堯教授數位邏輯設計Unit 1_Introduction Number Systems
資工系王俊堯教授數位邏輯設計Unit 2_Boolean Algebra.pdf
資工系王俊堯教授數位邏輯設計Unit 3_Boolean Algebra (Continued).p
資工系王俊堯教授數位邏輯設計Unit 4_Application of Boolean Algebr
資工系王俊堯教授數位邏輯設計Unit 5_Karnaugh Maps.pdf
資工系王俊堯教授數位邏輯設計Unit 6_Quine-McClusky Method.pdf
資工系王俊堯教授數位邏輯設計Unit 7_Multi-Level Gate Circuits NA
資工系王俊堯教授數位邏輯設計Unit 8_Combinational Circuit Design
資工系王俊堯教授數位邏輯設計Unit 9_Multiplexers, Decoders, and P
資工系王俊堯教授數位邏輯設計Unit11_Flip-Flops.pdf
資工系王俊堯教授數位邏輯設計Unit12_Relationship of the units.pdf
資工系王俊堯教授數位邏輯設計Unit13_Analysis of Clocked Sequentia
資工系王俊堯教授數位邏輯設計Unit14_Relationship of the Units.pdf
資工系王俊堯教授數位邏輯設計Unit15_Reduction of State Tables St
(A)Logic Design (Verilog).pdf
03-5715131#35401 (請於上班時間來電，中午12-13為午休時間)
Copyright © 2010 NTHU. CTLD. 本網站所有內容嚴禁任何商業行為僅供學術使用
