[返回課程頁面]
第16講 Single-Cycle Processor
課程影音
640_480_768.MP4
L16_A
Control Points and Signals
Designing Main Control
Datapath with Mux and Control
Datapath with Control Unit
Instruction Fetch at Start of Add
Instruction Decode of Add
ALU Operation during Add
Write Back at the End of Add
Datapath Operation for lw
Datapath Operation for beq
ALU Control
Logic Equation for ALUctr
The Resultant ALU Control Block
The Main Control Unit
Truth Table of Control Signals
Truth Table for RegWrite
PLA Implementing Main Control
相關連結
使用說明
高畫質
標準畫質
普通畫質
離線觀看
講義
投影片
試題
作業
教科書
線上觀看 | |
相關教材 | |