Title

第16講 Single-Cycle Processor

Video

640_480_768.MP4

Syllabus

章節大綱

L16_A
Control Points and Signals
Designing Main Control
Datapath with Mux and Control
Datapath with Control Unit
Instruction Fetch at Start of Add
Instruction Decode of Add
ALU Operation during Add
Write Back at the End of Add
Datapath Operation for lw
Datapath Operation for beq
ALU Control
Logic Equation for ALUctr
The Resultant ALU Control Block
The Main Control Unit
Truth Table of Control Signals
Truth Table for RegWrite
PLA Implementing Main Control

Social Share