

Table of Tables

Table 3.1: Three types of coupling capacitance of two adjacent bit-lines.	18
Table 3.2: The power consumption comparison.	39
Table 3.3: The microarchitecture configuration of <i>SimpleScalar</i>	39
Table 3.4: The static instruction overhead.	40
Table 3.5: The cache miss rate comparison.	40
Table 3.6: The average number of basic blocks (NB) and the running time of instruction rescheduling (IR), register renaming (RR), clique partitioning (CP), bin packing (BP), and simulated annealing (SA).....	40
Table 4.1: Power consumption of the un-decomposed decoder and processor.....	57
Table 4.2: Timing and area information of the un-decomposed decoder and processor.	57
Table 4.3: The iteration number of the partitioning algorithm.	59
Table 5.1: The survey of several DSP processors and their multiplication instructions.	66
Table 5.2: The multiplication instruction-set generated by the configurable-multiplier formation algorithm.	77
Table 5.3: Power comparisons of the low power configuration with the bit-width being the half of the larger multiplier and that instruction generated by our algorithm.	77
Table 5.4: The multiplication instruction-set generated by the multiplication instruction-set formation algorithm.	79
Table 5.5: Power comparisons on an equal bit-width partitioning of square multiplier and our algorithm.	80

Table 5.6: Timing and execution time comparisons on an equal bit-width partitioning of square multiplier and our algorithm.	80
Table 5.7: Area comparisons on an equal bit-width partitioning of square multiplier and our algorithm.	80

