



# EECS1010 Logic Design 邏輯設計

Hsi-Pin Ma 馬席彬

<https://eeclass.nthu.edu.tw/course/3452>

Department of Electrical Engineering  
National Tsing Hua University

# Syllabus (1 / 2)

- Credit: 3
- Instructor: Hsi-Pin Ma (馬席彬)
  - Delta Bldg. RM 965, 5162206
  - E-Mail: [hp@ee.nthu.edu.tw](mailto:hp@ee.nthu.edu.tw)
  - Office hour: by appointment
- Textbook:
  - M. Morris R. Mano and Michael D. Ciletti, *Digital Design: With an Introduction to the Verilog HDL, VHDL, and System Verilog* (6th Edition), Pearson International Edition.
- Class time-slot
  - Class: T5T6R5R6

# Syllabus (2/2)

- TA office hour
  - T5T6
- Grading
  - Homework (no delay): 25%
  - Midterms: 50%
  - Final: 25%
- Important dates
  - First Midterm Exam: 2021 / 11 / 11
  - Second Midterm Exam: 2020 / 12 / 9
  - Final Exam: 2022 / 1 / 13

# Course Outline

- Digital Systems and Information
- Boolean Algebra and Logic Gates
- Gate-Level Minimization
- Combinational Logic
- Synchronous Sequential Logic
- Registers and Counters
- Memory and Programmable Logic

# Digital / Logic Design

Thanks for the course notes of Logic Design from Prof. Cheng-Wen Wu.

# Design Representation

- Design

- A process (sequence of steps) leading from product concept or specification to drawings that show how to build the product

- Different representations are required

- Behavioral / Functional representation

- Specifies the behavior or function of a design without any implementation information

- Structural representation

- Specifies the implementation of a design in terms of components and their interconnections

- Physical representation

- Specifies the physical characteristics of the design (blueprint for manufacturing)

# Logic Design

- Part of the design process for digital systems
- Involves
  - Modeling
  - Synthesis
  - Optimization
  - Verification
  - Testing
  - Diagnostics

# 電子電路設計學程

