

Table of Figures

Figure 3.1: Examples of (a) 3·C and (b) 4·C crosstalk sequences.	19
Figure 3.2: The targeted instruction memory architecture.....	20
Figure 3.3: Overview of our proposed algorithms: (a) the algorithm flow and (b-e) the algorithm examples.	23
Figure 3.4: A rescheduling graph example: (a) the instruction set and (b) the rescheduling graph.	24
Figure 3.5: An adjacency graph example: (a) the instructions in a basic block and (b) the corresponding adjacency graph.....	27
Figure 3.6: A constraint graph example.	27
Figure 3.7: A register index renaming example: (a) the clique partition of adjacent graph, (b) the clique partition of constraint graph, (c) an initial assignment of register names, and (d) the result of SA interchange.	29
Figure 3.8: An instruction transition graph example: (a) an execution sequence and (b) the corresponding transition graph.....	30
Figure 3.9: The crosstalk effect of the six-bit op-code field on (a) <i>DSPstone</i> and (b) <i>Powerstone</i>	32
Figure 3.10: The 4·C and 3·C-and-4·C crosstalk reduction on <i>DSPstone</i> : (a) related to the six-bit op-code field and (b) related to both op-code and sub op-code field.	33
Figure 3.11: The 4·C and 3·C-and-4·C crosstalk reduction on <i>Powerstone</i> : (a) related to the six-bit op-code field and (b) related to both op-code and sub op-code field.	33
Figure 3.12: The 4·C only and 3·C-and-4·C reduction comparison on (a) <i>DSPstone</i> and (b) <i>Powerstone</i>	35
Figure 3.13: The worst-case delay of 3·C and 4·C crosstalk conditions.....	36

Figure 3.14: The average total fetch time improvement on (a) $0.07\ \mu\text{m}$ and (b) $0.18\ \mu\text{m}$.	37
Figure 3.15: The average total switching number of capacitances.	38
Figure 4.1: The instruction execution-frequency examples of (a) the <i>Powerstone</i> and (b) the <i>MediaBench</i> .	42
Figure 4.2: The decomposed-decoder architecture.	45
Figure 4.3: A transition graph example.	47
Figure 4.4: Centralized pipelined control-signal generation.	49
Figure 4.5: Distributed pipelined control-signal generation.	49
Figure 4.6: The proposed two-stage control-signal decoding structure.	50
Figure 4.7: (a) Three instructions with their op-codes and output signals, (b) the instruction state transition table (<i>DC</i> : don't care state and <i>x</i> : input <i>don't care</i>).	53
Figure 4.8: The comparisons of (a) power consumption, (b) area, and (c) timing for multi-way partitions.	58
Figure 4.9: The comparisons of (a) power consumption, (b) area, and (c) timing for one- and two-stage instruction decoding.	61
Figure 4.10: The comparisons of (a) power consumption, (b) area, and (c) timing by applying both horizontal and vertical decompositions.	62
Figure 5.1: The bit-width distribution of multiplication-instructions of an <i>MPEG2</i> decoder design.	64
Figure 5.2: The block diagram of a dual-multiplier.	67
Figure 5.3: The block diagram of a configurable multiplier with two configurations.	67
Figure 5.4: The design flow of the multiplication instruction formation algorithm.	70
Figure 5.5: A transition graph example.	71
Figure 5.6: A configuration-determination example.	73
Figure 5.7: Power consumption and area of a configurable multiplier with different configurations.	77