

# Table of Contents

ABSTRACT.....	8
CHAPTER 1 INTRODUCTION .....	9
CHAPTER 2 RELATED WORK .....	13
2.1 Related work on minimization of crosstalk .....	13
2.2 Related work on low power instruction decoder designs .....	14
2.3 Related work on low power multiplier designs .....	15
CHAPTER 3 PERFORMANCE-DRIVEN CROSSTALK ELIMINATION AT POST-COMPILER LEVEL .....	17
3.1. Crosstalk model and problem definition.....	18
3.1.1 Crosstalk model .....	18
3.1.2 Problem definition .....	19
3.2. Crosstalk elimination in compiler optimization.....	20
3.2.1 An overview of the proposed algorithms .....	21
3.2.2 Instruction rescheduling.....	23
3.2.3 Register renaming .....	26
3.3. Instruction op-code assignment .....	29
3.4 Experimental results.....	31
3.4.1 The op-code assignment algorithm.....	31
3.4.2 The result on the number of $4\cdot C/3\cdot C$ -and- $4\cdot C$ crosstalk reduction .....	34
3.4.3 The comparison on the instruction-fetch time .....	35
3.4.4 The comparison on the transmission energy.....	37
3.4.5 The experiments on the static instruction count, cache miss, and running time .....	39

CHAPTER 4 DECOMPOSITION OF INSTRUCTION DECODER FOR LOW POWER DESIGNS.....	41
4.1. Horizontal decomposition.....	42
4.1.1 The decomposition architecture.....	43
4.1.2 The decomposition algorithm.....	45
4.2. Vertical decomposition.....	49
4.2.1 Overview of control-signal generation for a pipelined structure.....	50
4.2.2 The structure for two-stage pipelined control-signal generation.....	51
4.2.3 The intermediate-code assignment algorithm.....	51
4.3 Experimental results.....	55
4.3.1 The horizontal decomposition.....	58
4.3.2 The vertical decomposition.....	60
4.3.3 Combining horizontal and vertical decompositions.....	61
CHAPTER 5 A POWER-DRIVEN MULTIPLICATION INSTRUCTION-SET DESIGN METHOD FOR ASIPS.....	63
5.1 A dual-&-configurable-multiplier structure.....	65
5.2. The multiplication instruction-set formation algorithm.....	67
5.2.1 Problem definition and overview of the algorithm.....	68
5.2.2 Bit-width determination for the dual-multiplier.....	70
5.2.3 The configurable-multiplier formation.....	74
5.3 Experimental results.....	75
5.3.1 The configurable-multiplier formation algorithm.....	76
5.3.2 The multiplication instruction-set formation algorithm.....	78
CHAPTER 6 CONCLUSIONS AND FUTURE WORK.....	81
REFERENCES.....	84
APPENDIX A PUBLICATION LISTS.....	89