

# Bibliography

- [1] Mohab Anis, Shawki Areibi, Mohamed Mahmoud, and Mohamed Elmasry, "Dynamic and Leakage Power Reduction in MTCMOS Circuits Using an Automated Efficient Gate Clustering Technique," *Proceedings of the 39th conference on Design automation*, pp. 480-485, 2002.
- [2] James Kao, Siva Narendra, Anantha Chandrakasan, "Subthreshold leakage modeling and reduction techniques," *Proceedings of ICCAD*, pp. 141 - 148, 2002.
- [3] Tsuang-Wei Chang, Ting-Ting Hwang, Sheng-Yu Hsu, "Functionality Directed Clustering for Low Power. MTCMOS Design," *Proceedings of ASP-DAC*, pp. 862-867, 2005
- [4] BSIM3 Homepage. [http://www-device.eecs.berkeley.edu/~bsim3/arch\\_ftp.html](http://www-device.eecs.berkeley.edu/~bsim3/arch_ftp.html).
- [5] Dongwoo Lee and David Blaauw, "Static Leakage Reduction through Simultaneous Threshold Voltage and State Assignment," *Proceedings of the 40th conference on Design automation*, pp. 191-194, 2003.

- [6] Hyo-Sig Won, Kyo-Sun Kim, Kwang-Ok Jeong, Ki-Tae Park, Kyu-Myung Choi, Jeong-Taek Kong, "An MTCMOS Design Methodology and Its Application to Mobile Computing," *Proceedings of ISLPED*, pp. 110 -115, 2003.
- [7] Rahul M. Rao, Frank Liu, Jeffrey L. Burns, and Richard B. Brown, "A Heuristic to Determine Low Leakage Sleep State Vectors for CMOS Combinational Circuits," *Proceedings of ICCAD*, pp. 689-692, 2003.
- [8] Dongwoo Lee, Harmander Deogun, David Blaauw, and Dennis Sylvester, "Simultaneous State, Vt and Tox Assignment for Total Standby Power Minimization," *Proceedings of DATE*, pp. 494-499, 2004.
- [9] Yen-Te Ho, TingTing Hwang, "Low Power Design Using Dual Threshold Voltage," *Proceedings of ASP-DAC*, pp. 205-208, 2004.
- [10] M. Wang, X. Yang, M. Sarrafzadeh, "Dragon2000: Standard-cell Placement Tool for Large Industry Circuits," *Proceedings of ICCAD*, pp.260-263, 2000.
- [11] S.Muth, T.Douseki, T.Matsuya, T.Aoki, S.Shigematsu, and J.Yamada, "1-V Power Supply High-Speed Digital Circuit Technology with Multithreshold-Voltage CMOS," *IEEE Journal of Solid-State Circuits*, vol. 30, no. 8, pp. 847-853, Feb. 1995.

- [12] J.Kao, A.Chandrakasan, and D.Antoniadis, "Transistor Sizing Issues and Tool for Multi-threshold CMOS Technology," *Proceedings of the 34th conference on Design automation*, pp. 409-414, 1997.
- [13] J.Kao, S.Narendra, and A.Chandrakasan, "MTCMOS Hierarchical Sizing Based on Mutual Exclusive Discharge Patterns," *Proceedings of the 35th conference on Design automation*, pp. 495-500, 1998.
- [14] Harish Kriplani, Farid N. Najm, Ibrahim N. Hajj, "Pattern Independent Maximum Current Estimation in Power and Ground Buses of CMOS VLSI Circuits: Algorithms, Signal Correlations, and Their Resolution," *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*, pp. 998-1012, 1995
- [15] Sabih H. Gerez, "Algorithms for VLSI Design Automation," pp. 265-267.