

Contents

1	Introduction	2
2	Related Work on MTCMOS and Our Motivation	5
2.1	Use of Sleep Transistors	5
2.2	Related Work on MTCMOS and Our Motivation	7
3	Algorithm for Cell Placement	10
3.1	Standard-Cell Layout Style with Sleep Transistor	10
3.1.1	Layout Style	11
3.1.2	Sleep Transistor Sizing	14
3.2	Functionality Directed Placement	19
3.2.1	Find Exclusive Discharge Clusters	21
3.2.2	Initial Placement	26
3.2.3	Cell Moving Among Clusters	26
3.3	Direct Placement with Iterative Cell Moving	32
4	Experimental Results	33
5	Conclusions	42

List of Figures

1.1	MTCMOS circuit structure	4
2.1	Sleep transistor modeled as resistor	6
2.2	Discharge scenario	7
3.1	(a) Low V_{th} standard cell (b) High V_{th} sleep transistor cell . .	12
3.2	Example of the connection between low V_{th} standard cells and high V_{th} sleep transistor	13
3.3	Example of placement style	13
3.4	Clique partitioning	18
3.5	Design flow of the functionality directed placement	20
3.6	Illustration of the cost function in placement directed clique partitioning : (a) Relation graph (b) Detailed connections between $v1$ and $v2$	24
3.7	Placement directed clique partitioning	25
3.8	Cell moving among clusters algorithm	31
4.1	An example of the curve of wirelength reduction in the it- eration process performed the algorithm proposed in Section 3.2.	41
4.2	An example of the curve of area reduction and wirelength in- crease in the iteration process performed the algorithm pro- posed in Section 3.3.	41

List of Tables

4.1	Chip area of direct placement with and without functionality information	34
4.2	Results of two proposed cell placement algorithms	37
4.3	Area reduction and wirelength increase ratio of two proposed cell placement algorithms	38

