

List of Figures

2.1	Reassign V_{th} of gates which are on non-critical paths.	7
2.2	Relation between switching activity and power reduction rate.	9
3.1	Design flow of the algorithm	13
3.2	Step of gate sizing and V_{th} assignment	16
3.3	A circuit graph	17
3.4	A <i>path balanced graph</i>	18
3.5	Process of the algorithm in Section 3.2.1	22
3.6	Algorithm Step3.2. Utilize the padding nodes on non-critical path to save more power	24
3.7	A modified <i>path balanced graph</i> after Section3.2.1	27