

Contents

1	Introduction	1
2	Interpolation Algorithm and New Instructions	4
2.1	The Interpolation Procedure	4
2.1.1	Motion Vectors	4
2.1.2	Generation of Interpolated Samples	5
2.1.3	Algorithm Flow	7
2.2	New Instructions	9
2.2.1	CHKB instruction	12
2.2.2	BFLOAD instruction and LDMVBF instruction	13
3	Architecture and Software	19
3.1	The Architecture of Starfish	19
3.1.1	Parallel Issue	19
3.1.2	Pipeline Issue	19
3.2	Data Path for New Instructions	21
3.2.1	Hardware Design for CHKB instruction	21
3.2.2	Hardware Design for BFLOAD and LDMVBF Instructions	23
3.3	Encoding of New Instructions	24
3.4	Tool-Chain of Starfish	25
4	Experimental Results	29
4.1	Software Performance	29
4.2	Hardware Overhead	30
5	Conclusions	32

List of Figures

1.1	Execution time profiling of foreman.qcif on H.264 decoder	2
2.1	Movement of a block depending on different motion vectors.	5
2.2	Pixel locations in the sub-pixel interpolation scheme	6
2.3	Interpolation of quarter-pixel positions	7
2.4	The flow chart of the algorithm of the interpolation procedure	10
2.5	Computation structure of the three level loop	11
2.6	Code sequence generated by VisualDSP4.0	11
2.7	The code sequence applying the CHKB instruction	12
2.8	Pixels referenced to perform horizontal interpolation on position a and b . .	13
2.9	Pixels referenced to perform vertical interpolation on position a and b . . .	14
2.10	Original code sequence	16
2.11	The code sequence applying BFLOAD and LDMVBF instructions	17
3.1	Single/parallel issue and three types of instruction length	20
3.2	Pipeline stages of Starfish	20
3.3	The block diagram of DAG that supports $CHKB$ instruction	22
3.4	The block diagram of DA stage with the new buffer	24
3.5	The block diagram of the new buffer	24
3.6	The encoding of $CHKB$	25
3.7	The encoding of $BFLOAD$ and $LDMVBF$	26
3.8	Modification to assembler	27
3.9	Modification to simulator	28

List of Tables

1.1	Parameters of benchmark for profiling	1
2.1	Descriptions of new instructions	18
3.1	The descriptions of pipeline stages of Starfish	21
4.1	Instruction count comparison	30
4.2	Gate count and timing delay of DAG stage	30
4.3	Gate count and timing delay of DA stage	30

